Ultimate Limit in Optoelectronic Performances of Monolayer WSe₂ Sloping-Channel Transistors

Zhengdao Xie, Guoli Li, Shengxuan Xia, Chang Liu, Sen Zhang, Zhouxiaosong Zeng, Xingqiang Liu, Denis Flandre, Zhiyong Fan, Lei Liao,* and Xuming Zou*



extracted high saturation velocity of 4.2×10^6 cm/s makes it suitable for extremely sensitive photodetectors. Furthermore, the photoresponse speed can be improved by reducing channel length due to an electric field-assisted detrapping process of photogenerated carriers in localized states. As a result, the sloping-channel device exhibits a faster response, higher detectivity, and additional polarization resolution ability compared to planar micrometer-scale devices.

KEYWORDS: 2D materials, sub-10 nm sloping-channel field-effect transistors, ballistic transport, photodetectors

n the modern semiconductor industry, there has always L been a strong demand to integrate more components on a chip, which has driven the critical size of optoelectronic devices down to a few nanometers.¹⁻⁴ In order to maintain effective electrostatic control at the nanoscale and thus avoid the influence of short channel effects, conventional Si field-effect transistor (FET) requires its channel thickness to be less than one-third of the channel length.^{1,5,6} One issue is that even if the channel thickness is reduced to the nanometer range, the Si surface roughness would be too high to avoid the severe surface scattering that significantly reduces carrier mobility.^{1,2,7} Consequently, an effective solution is to look for alternative materials, such as two-dimensional (2D) semiconductor with no dangling bonds on their surfaces.⁸⁻¹⁰ In this arena, monolayer WSe₂ has been considered a promising candidate for deeply scaled optoelectronic devices in view of its ambipolar property, nonzero bandgap, and high-quality wafer-scale growth.¹¹⁻¹³ Till now, many studies have been performed on WSe2 FETs regarding logic and optoelectronic applications.¹⁴⁻¹⁶ However, the ultimate limit in device optoelectronic performances remains unexplored. The main constraint is the achievement of sub-10 nm channel length $(L_{\rm CH})$ by conventional micro/nanofabrication technologies.^{17,18} Recently, graphene or carbon nanotube was used as the gate electrode to reduce the gate length to less than 1 nm, but the drain-source distance is more than 500 nm.^{19,20} In this

device architecture, large series resistance causes a limited drive current less than 30 μ A/ μ m, which conceals the intrinsic optoelectronic characteristics of the devices. Typically, ballistic transport is hardly realized despite its significance in fundamental optoelectronic applications.^{21,22}

Herein, we present a simple scaling method to fabricate sub-10 nm sloping-channel WSe₂ FETs for very-large-scale device integration. In this method, L_{CH} can be simply defined by the atomic layer deposition (ALD) process, achieving a maximum saturation current (I_{SAT}) of 1.0 mA/ μ m and an ultrahigh ON/ OFF ratio (I_{ON}/I_{OFF}) of 1.4 × 10⁸ at V_{GS} = 10 V and V_{DS} = 1 V. The first quasi-ballistic transport analysis of monolayer WSe₂ FETs demonstrates a high ballistic efficiency up to 41%. Furthermore, the ultrashort sloping channel enables WSe₂ FETs for highly sensitive photodetection. As a result, the device exhibits a shorter response time of 0.4 ms and a higher specific detectivity (D^*) of 4.5 × 10¹⁴ Jones compared to planar devices. Interestingly, the sloping channel also enables polarization resolution ability due to optical anisotropy of

 Received:
 May 18, 2023

 Revised:
 July 5, 2023

 Published:
 July 11, 2023





Letter



Figure 1. Fabrication process and characteristics of the sloping-channel WSe₂ FETs. (a–f) Fabrication process flow for sloping-channel WSe₂ FETs, with device channel defined by atomic layer deposition of Al_2O_3 . (g) High-resolution transmission electron microscopy image of a typical WSe₂ FET, with the 6 nm channel length. (h) Energy dispersive X-ray spectroscopy element distribution mapping of the distribution of elements within g, which shows the elemental composition of tungsten (W), selenium (Se), aluminum (Al), and Aurum (Au). (i) Raman characterization of pristine monolayer WSe₂, after-transfer, and after-transfer and ALD-grown Al_2O_3 , respectively.



Figure 2. Electrical characterizations of the sloping-channel WSe₂ FETs. (a) Transfer curves for the $L_{CH} = 6$ nm WSe₂ FETs measured at $V_{DS} = 1$ V with varying temperature (*T*) down to 77 K. (b) *T* dependence of the field effect mobility μ_{FE} and SS. (c) Transfer curves measured at $V_{DS} = 0.01$, 0.1, and 1.0 V and T = 300 K, for the $L_{CH} = 6$ nm and $L_{CH} = 2 \mu m$ WSe₂ FETs, respectively. (d) Output and gate leakage curves measured at T = 300 K and with V_{GS} ranging from -5 to 10 V, for the sloping-channel ($L_{CH} = 6$ nm) WSe₂ FETs. (e) Output and gate leakage curves measured at T = 300 K and with V_{GS} ranging from -5 to 10 V, for the planar ($L_{CH} = 2 \mu m$) WSe₂ FETs. (f) The comparison of normalized ON-current (I_{ON}) for the varied 2D materials and gate length (L_G) at $V_{DS} = 1$ V. The abbreviations "ML", "BL", and "FL" in the Figure stand for "monolayer", "bilayer", and "few layer", respectively.

 WSe_2 between in-plane and out-of-plane directions, which is still a challenge for planar devices in view of the in-plane isotropy of WSe_2 .

The fabrication process of the WSe₂ sloping-channel FETs is shown in Figure 1a–f. The preparation processes are described in detail in the Methods section. Briefly, an ~50 nm-thick Au source electrode was first patterned on SiO₂ (300 nm)/P⁺ Si

6665

substrate by electron beam lithography (EBL) and metal evaporation (Figure 1a). Second, self-aligned ~4 nm-thick Al_2O_3 and ~10 nm-thick Au drain electrodes were formed by EBL, ALD, metal evaporation, and subsequent lift-off processes (Figure 1b-d). It should be noted that the Au electrode deposited in this step is used as the support substrate for the monolayer WSe₂, and the thickness of the Al₂O₃ and Au films is related to the sloping-channel length of the device (Figure 1g). To evaluate the electrical reliability of ~ 4 nm-thick Al₂O₃, measurement of the leakage current is performed as shown in Figure S1. Third, monolayer WSe₂ was transferred to the target substrate (Figure 1e). Low-energy van der Waals contact can introduce a high-quality metal/2D semiconductor interface.^{23,24} These fabrication steps were followed by ALD of an ~10 nm-thick Al_2O_3 dielectric and deposition of an ~20 nm-thick top Au gate electrode (Figure 1f).

A cross-sectional high-resolution transmission electron microscopy image of typical monolayer WSe₂ sloping-channel FETs exhibits the self-aligned Au/Al₂O₃/Au vertical stack construction and the ultrashort monolayer WSe₂ channel of 6 nm (Figure 1g). The WSe₂ channel between the two Au source/drain electrodes has a sloping morphology. The energy dispersive X-ray spectroscopy (Figure 1h) confirms the spatial distribution of the corresponding elements in the device architecture. For the monolayer WSe2 transferred to the substrate before and after, the Raman peaks are located at 249.5 and 260 cm^{-1} (Figure 1i), corresponding to the in-plane vibration mode E_{2g}^1 and out-of-plane vibration mode A_{1g} respectively.^{25,26} However, the A_{1g} of monolayer WSe₂ is slightly degraded after ALD-grown Al₂O₃, suggesting that this process may introduce little damage or bond disorder into monolayer WSe₂. The PL measurements are shown in Figure S2. Correspondingly, the fabrication process of the planar channel ($L_{CH} = 2 \ \mu m$) WSe₂ FETs is shown in Figure S3.

Figure 2a exhibits the transfer characteristics $(I_{\rm D}-V_{\rm GS})$ of our sloping-channel ($L_{CH} = 6$ nm) WSe₂ FETs by varying temperature (T) from 300 to 77 K. Here, the WSe₂ FET with Al₂O₃ capping layer showed n-type dominated ambipolar, which can be attributed to positively fixed charges inside the Al₂O₃ layer and the removal of atmospheric adsorbates on the WSe_2 surface during annealing.^{27,28} Threshold voltage (V_{TH}) of the WSe₂ FETs increases from 2.2 to 3.0 V, as the transfer curves get positively shifted with the increasing T. In the highly ON state, the temperature-independent output current $I_{\rm D}$ at the same of $|V_{\rm GS} - V_{\rm TH}|$ indicates tunneling dominance and ohmic-like contact at the metal/WSe2 interface of the FETs (Figure 2a). In the OFF state, I_D remains constant and low, which results in a high I_{ON}/I_{OFF} ratio (~1.4 × 10⁸). Here, L_{CH} is about 3 times larger than characteristic length¹⁸ ($\lambda = \sqrt{\frac{\epsilon_s}{\epsilon_{xx}}} t_s t_{ox} = 1.9$ nm, where ϵ_{ox} , $\epsilon_{s'}$, $t_{ox'}$ and t_s are Al₂O₃ dielectric constant, WSe2 dielectric constant, Al2O3 thickness, and WSe₂ thickness, respectively), ensuring the effective electric gating. With the decreasing temperature, the subthreshold swing $\left(SS = \ln 10 \left(\frac{dV_{GS}}{d(\ln I_{DS})}\right)\right)$ gets improved from 372 mV/dec to 177 mV/dec, following the Arrhenius relationship between T and SS in Figure 2b. Moreover, in the range of 100–300 K, the intrinsic field-effect mobility ($\mu_{\rm EF}$) can be calculated by the equation

$$\mu_{\rm EF} = \frac{dI_{\rm DS}}{dV_{\rm GS}} \frac{L_{\rm CH}}{W} \frac{1}{V_{\rm DS}} \frac{R_{\rm total}}{R_{\rm total} - R_{\rm C}} \frac{1}{C_{\rm g}}$$
(1)

where the channel width (W) is normalized to be 1 μ m, C_g is the gate capacitance, R_{total} is the total resistance, including channel resistance and contact resistance R_C. As illustrated in Figure S4, we have extracted the device contact resistance, based on the nonlinear characteristics of output conductance $G(dI_{\rm DS}/dV_{\rm GS})$ versus $V_{\rm DS}$ at the low-biased condition.²⁹ The $\mu_{
m EF}$ has been extracted and fits well with the expression $\mu_{
m FE} \sim$ $T^{-\gamma}$ in Figure 2b, indicating dominance of phonon scattering in our device.³⁰ Figure 2c shows the transfer characteristics of the sloping-channel ($L_{CH} = 6 \text{ nm}$) and planar ($L_{CH} = 2 \mu \text{m}$) WSe₂ FETs. Transfer curves of the $L_{CH} = 17$ and 40 nm WSe₂ FETs are plotted in Figure S5a, b, respectively. Here, the I_{ON}/I_{OFF} extracted at $L_{CH} = 6$ nm is similar to that of the 2 μ m planarchannel FET, demonstrating the ability of the 6 nm slopingchannel FET to turn off the device. At $V_{\rm DS}$ = 1 V, the OFFcurrent is lower than 5 pA/ μ m, which satisfies the lowoperating-power 2024 requirement (100 pA/ μ m) of the International Technology Roadmap for Semiconductors (ITRS).³

Output characteristics $(I_{\rm D}-V_{\rm DS})$ and gate leakage current curves of the sloping-channel ($L_{CH} = 6 \text{ nm}$) and planar ($L_{CH} =$ $2 \,\mu\text{m}$) WSe₂ FETs are illustrated in Figure 2d, e. For the L_{CH} = 17 and 40 nm WSe₂ FETs, their output and gate leakage current curves are presented in Figure S5c, d. The maximum I_{SAT} increases from 47 μ A/ μ m at L_{CH} = 2 μ m to 1339 μ A/ μ m at $L_{CH} = 6$ nm. This result exceeds the critical current density target (1.0 mA/ μ m) proposed for 2D FETs in a recent perspective article.³² We have summarized the normalized ON-current at $V_{DS} = 1$ V for the varied 2D semiconductors and gate length, as depicted in Figure 2f.^{19,20,33-38} It is worthy pointing out that the bilayer WSe₂ transistor can achieve a higher ON-current of 1.7 mA/ μ m,³³ but at the cost of reducing the $I_{\rm ON}/I_{\rm OFF}$ value to less than 10³. As the channel length increases from 20 to 230 nm, the $I_{\rm ON}/I_{\rm OFF}$ increases from 680 to 10^8 , but the I_{ON} decreases from 1.7 mA/ μ m to 0.2 mA/ μ m.³⁹ The achievement of ultrahigh drive current and ultralow leakage current in our sloping-channel device demonstrates its potential to realize the trade-off between high-performance and low-power electronics.

While scaling the WSe₂ FETs from the planar, long channel $(L_{\rm CH} = 2 \ \mu {\rm m})$ to the sloping channel $(L_{\rm CH} = 6 \ {\rm nm})$, the diffusive transport model has failed to reproduce the device characteristics. We adopt the virtual source emission-diffusion (VSED) model, which was derived from Landauer scattering theory, to describe the drift-diffusive to ballistic transport regimes. The current $I_{\rm D}$ is expressed as⁴⁰

$$I_{\rm D} = WQ_{\rm n}(0)v_T F_{\rm satVSED}$$
(2)

$$F_{\text{sat,VSED}} = \left(\frac{T_{\text{r}}}{2 - T_{\text{r}}}\right) \left(\frac{1 - \exp\left(-\frac{V_{\text{DSI}}}{\Phi_{\text{r}}}\right)}{1 + \frac{T_{\text{r}}}{2 - T_{\text{r}}} \exp\left(-\frac{V_{\text{DSI}}}{\Phi_{\text{t}}}\right)}\right)$$
(3)

where $v_{\rm T}$ is the thermal/ballistic injection velocity, $Q_{\rm n}(0)$ is charge at the virtual source point, and $\Phi_{\rm t}$ is the thermal voltage. The function $F_{\rm sat,VSED}$ can give transmission coefficient (Tr) while scaling $L_{\rm CH}$ from carrier drift-diffusive to ballistic transport regimes:⁴¹

$$Tr = \frac{\lambda_{mfp}}{\lambda_{mfp} + l}$$
(4)

where *l* is critical length for scattering at top of the barrier, $\lambda_{mfp} \left(= 2 \frac{\Phi_t}{v_T} \mu_{FE} \right)$ is carrier mean free path. Using the μ_{FE} extracted in Figure 2b and $v_T \left(= \sqrt{\frac{2k_BT}{\pi m^*}} \approx 8.4 \times 10^6 \text{ cm/s} \right)$, here k_B is the Boltzmann constant, $m^* = 0.39m_0$ is the effective transport mass of carriers in monolayer WSe₂⁴², λ_{mfp} is calculated to be 1.9 nm for our monolayer WSe₂. For the long channel ($L_{CH} > \lambda_{mfp}$), the drift-diffusion dominants in the carrier transport, whereas that are more ballistic for the short-channel devices in Figure 3a inset. Based on the eqs 2 and 3, we extract the Tr for



Figure 3. The simulation of the sloping-channel WSe₂ FETs. (a) Transmission coefficient Tr vs V_{GS} for a $L_{CH} = 6$ nm WSe₂ FET, while adopting the *VSED* model (extracted at $V_{DS} = 1$ V). Inset: carrier drift-diffusive and ballistic transport regimes inside the short- and long-channel WSe₂ FETs, regarding carrier mean free path λ_{mfp} (~1.9 nm) of the monolayer WSe₂. (b) The measured and simulated output curves for the $L_{CH} = 6$ nm WSe₂ FETs. (c) Tr vs V_{DS} (extracted from VSED model at $V_{GS} = 10$ V), for the sloping-channel WSe₂ FETs with $L_{CH} = 6$, 17, and 40 nm, respectively. The critical length *l* decreases with the increasing V_{DS} , leading to Tr reaching up to 41% at $L_{CH} = 6$ nm WSe₂ FETs, considering numerical extraction from the experimental data (black) and analytical simulation based on the Caughey-Thomas model (red). Inset: v_{sat} of the devices with different channel lengths.

the $L_{\rm CH} = 6$, 17, and 40 nm FETs in Figure 3a, c. Output curves for the FETs are simulated in Figure 3b, Figure S6a, b, respectively. In Figure 3a, Tr ≈ 0.16 is obtained at $V_{\rm GS} = 0$ V, indicating the onset of the quasi-ballistic transport inside the 6 nm FET. In Figure 3c, it is seen that Tr increases with $V_{\rm DS}$, due to the enhanced $V_{\rm GSI}$ and $V_{\rm DSI}$ and decreased *l*. This is mainly attributed to the fact that $R_{\rm C}$ can reduce $V_{\rm DSI}$ and $V_{\rm GSI}$ voltages, thereafter leading to the increase of *l* and decrease of $Q_{\rm n}(0)$, Tr, and $I_{\rm D}$ in the sloping-channel FETs. In Figure S4, $R_{\rm C}$ decreases with applied voltages $V_{\rm DS}$ and $V_{\rm GS}$. Finally, at $V_{\rm DS} = 4$ V, Tr reaches up to 41% in the $L_{\rm CH} = 6$ nm WSe₂ FET, indicating quasiballistic transport behavior. Furthermore, the drift velocity $v_{\rm d}$ (black line in Figure 3d) can be estimated by the equation^{43,44}

$$v_{\rm d} = \frac{I_{\rm D}}{WC_{\rm g}|V_{\rm GSI} - V_{\rm TH} - V_{\rm DSI}/2|}$$
(5)

Here, the v_d fits with the analytical calculation based on Caughey-Thomas model (the red line in Figure 3d), as below:

$$v_{\rm d} = \frac{\mu_{\rm EF}E}{\left[1 + \left(\frac{\mu_{\rm EF}E}{v_{\rm SAT}}\right)^{\gamma}\right]^{1/\gamma}} \tag{6}$$

where $E = (V_{\rm DS} - 2I_{\rm DS}R_{\rm C})/L_{\rm CH}$ is the lateral electric field, $v_{\rm SAT}$ is the saturation velocity, and γ is the scattering factor in Figure 2b. At high electric field, $v_{\rm d} = v_{\rm SAT} = 4.2 \times 10^6$ cm/s, which is higher than previously reported.⁴²

Besides FET applications, the ultrashort transit time of transporting carriers in the sloping channel enables a WSe₂ device for polarization-sensitive photodetector with improved sensitivity and response speed. Figure 4a gives transfer curves of the 6 nm device with and without illumination (incident light power intensity, $P_{\text{light}} = 2 \text{ W/cm}^2$). As exhibited in Figure S7, the transfer characteristic trace shifts to the positive direction after illumination and the off-state current increases, suggesting both photogating and photoconductive effect in the WSe₂ photodetector.⁴⁵ The device exhibits a large $I_{\text{light}}/I_{\text{dark}}$ ratio of 2.8 \times 10⁴ at $V_{\rm GS}$ = -3 V and $V_{\rm DS}$ = -1 V. Here, $I_{\rm light}$ and I_{dark} denote output current with and without illumination, respectively. Upon illumination, the hole current increases whereas the electron current decreases. It can be assumed that the photogenerated electrons are effectively trapped in localized states and act as a local gate, which increases the hole concentration in the WSe₂ channel. Figure 4b shows the dynamic response of the device. The I_{light} increases with laser power, while I_{dark} is always kept at a very low level. To quantitatively evaluate the photoresponse capability of the device, photoresponsivity (R) is calculated according to the equation:46

$$R = \frac{I_{\text{light}} - I_{\text{dark}}}{P_{\text{light}}S} = \frac{I_{\text{ph}}}{P_{\text{light}}S}$$
(7)

where $I_{\rm ph}$ is the photocurrent and S is the active area of WSe₂ photodetector. The spatial photocurrent mapping is used to characterize the effective area of the device, as shown in Figure S8. The maximum responsivity of the photodetector is then extracted to be 1027 A/W (Figure S9). The responsivity decreases as the $P_{\rm light}$ value increases, probably caused by enhanced photogenerated carrier recombination upon an increase in light intensity. Next, in order to evaluate the identification ability of the device upon a weak signal, we further extract specific detectivity (D^*) according to the equation:⁴⁶

$$D^* = \frac{(SB)^{1/2}}{\text{NEP}} \tag{8}$$

$$NEP = \frac{\overline{t}_n^{2^{1/2}}}{R}$$
(9)

where *B*, NEP, and \overline{i}_n^2 represent the bandwidth, noise equivalent power, and root-mean-square value of the noise current, respectively. In the Figure 4b inset, the noise level per unit bandwidth (1 Hz) is measured to be $2.9 \times 10^{-16} \text{ A}^2 \text{ Hz}^{-1}$ at $V_{\text{GS}} = -3 \text{ V}$. Here, based on the maximum *R* value of 1027 A/W, *D** is calculated to be 4.5×10^{14} Jones for the 6 nm



Figure 4. WSe₂ photodetector based on sloping channel. (a) Transfer curves at $V_{DS} = -1$ V for the $L_{CH} = 6$ nm WSe₂ photodetectors under dark (black) and illumination (red) conditions. (b) Dynamic response of the $L_{CH} = 6$ nm WSe₂ photodetector with increasing P_{light} value. Inset: Noise analysis of the device. (c) Photoswitching response of the $L_{CH} = 6$ nm WSe₂ photodetectors under 532 nm laser illumination and $P_{light} = 2$ W/cm². (d) The extracted photocurrent as a function of polarization angle for the sloping $L_{CH} = 6$ nm (black dot) and planar $L_{CH} = 2 \,\mu$ m (azure dot) WSe₂ photodetectors. (e) Photoswitching response of the $L_{CH} = 6$, 17, 40 nm and 2 μ m WSe₂ photodetectors, under 532 nm laser illumination. (f) The τ_{rise} and τ_{decay} of the $L_{CH} = 6$ nm (above), 2 μ m (below) WSe₂ photodetectors. (g) Photoresponsivity (red, right axis) and decay time (black, left axis) of the WSe₂ photodetectors, with L_{CH} varying from 6 nm to 2 μ m. (h) The extracted *E* inside the $L_{CH} = 6$, 17, 40, and 2000 nm FETs, close to the source electrode (at $V_{DS} = 1$ V). Inset: Simulated electric field contour plot for of the 6 nm WSe₂ FETs. (i) The Frenkel-Poole (FP) plot of $\ln(1/\tau_{decay}E)$ vs L_{CH} . Inset: FP emission at a high electric field. E_C is the minimum conduction band energy, E_v is the maximum valence band energy, and Φ_b is the FP trap energy of the electron.

device (Figure S9). To the best of our knowledge, this is the highest value reported so far for WSe₂ photodetectors.^{16,47-50} Figure 4c exhibits transient photoresponse of the device measured, in which 110 periodical on/off laser cycles are performed. Interestingly, utilizing optical anisotropy of WSe₂ between in-plane and out-of-plane directions, the ultrashort sloping-channel device is capable of sensing incident light polarization. The polarized photocurrent upon 532 nm laser illumination is presented in Figure S10b. The photocurrent as illuminated perpendicular to the X-axis (defined as 90° see Figure S10a) is much stronger than that along X-axis (defined as 0°). Thus, a linear dichroic ratio of 2.3 is achieved (Figure 4d), which is still a challenge for planar WSe₂ devices. This polarization dependent optical property mainly results from the anisotropy of WSe2 between in-plane and out-of-plane directions instead of the plasmonic response of the Au structures (see Figure S11 for more details).

The influence of the channel length on the transient properties is investigated. Figure 4e shows the influence of L_{CH} on the photocurrent of the devices with the same test conditions of $V_{DS} = -1$ V and $V_{GS} = V_{OFF}$ (at which the device is turned off completely). Here, the responsivity increases with the decrease of channel length and can be improved by 3

orders of magnitude in Figure 4g. In addition, the rise/decay time decreases from 15.9/18.6 ms for the 2 μ m device to 0.4/ 0.4 ms for the 6 nm device (Figure 4f, Figure S12). Compared with other photodetectors, as shown in the Supporting Information (Table 1), our device demonstrates its potential to realize the trade-off between responsivity and response speed. The detailed decay processes of the devices with various channel lengths are shown in Figure 4g. By shortening the channel length, the responsivity and response speed can be improved simultaneously. In the traditional 2D phototransistor architecture, photogating effect is responsible for the channel current modulation upon light illumination.43,51 As one type photogenerated carriers are trapped by surface and interface traps existing in nanomaterials, another type carriers would transport in the conducting channel, resulting in a photogain (G) given by 5^{2}

$$G = \frac{\tau_{\text{lifetime}}}{\tau_t} \tag{10}$$

where τ_{lifetime} is the lifetime of the trapped photocarriers and is at the same order of the photoresponse time. Here, τ_t can be estimated by the equation:

$$\tau_t = \frac{L_{\rm CH}^2}{\mu_{\rm FE} V_{\rm DSI}} \tag{11}$$

For $L_{CH} = 6$ nm, 17 nm, 40 nm and 2 μ m, $\tau_t = 1.6$, 6.2, and 19 ps and 260 ns, respectively. According to eq 10, the *G* of WSe₂ devices is calculated to be 1.8×10^8 , 1.1×10^8 , 5.3×10^7 , and 6.1×10^4 for $L_{CH} = 6$, 17, 40, and 2 μ m, respectively. Accordingly, it is reasonable to obtain a higher responsivity in devices with shorter channels in Figure 4g. Regarding the response speed, both τ_{rise} and τ_{decay} are limited by the lifetime of the captured electrons in the localized states. It is known that the current across Schottky barrier between metal electrode and semiconductor channel is determined by the barrier height ($\psi_{\rm B}$) and expressed as⁵²

$$I_{\rm D} = A^* T^2 \exp(-q\psi_{\rm B}/k_{\rm B}T)(\exp(qV/k_{\rm B}T) - 1)$$
(12)

where A^* represents the effective Richardson constant, q represents the electron charge, and V represents the bias voltage applied on the junction. Under illumination, the carriers trapped in surface/interface traps act as a local gate, which would reduce the barrier height $\psi_{\rm B}$ and increase the output current. These trapped carriers usually have relatively long lifetime. This is the reason that photodetectors based on 2D semiconductors, normally exhibit long response time. 50,53,54 For the shorter channel length WSe₂ device, the potential drop on the metal/semiconductor contact is higher due to the reduced channel resistance. Consequently, a higher electric field near the source electrode is introduced, which can reduce the lifetime of trapped carriers due to an electric fieldassisted detrapping process, named Frenkel-Poole (FP) emission in the Figure 4i inset. To get a more intuitive understanding of the response mechanism, we perform 2D device simulation with SILVACO/Atlas in Figure 4h, where the local electric field near the source electrode for different $L_{\rm CH}$ values is extracted. The Figure 4h inset shows the electric field distribution of L_{CH} = 6 nm WSe₂ FETs. The numerical simulation is described in the Methods section. The relationship between FP current density (J_{FP}) and E can be expressed as⁵

$$J_{\rm FP} = AE \exp\left(-\frac{q(\Phi_{\rm b} - \sqrt{qE/\pi\varepsilon_0}\varepsilon_{\rm ox})}{k_{\rm B}T}\right)$$
(13)

where A represents the pre-exponential factor and $\Phi_{\rm b}$ represents the FP trap energy (i.e., the energy level of the trap with respect to the conduction energy level of the WSe₂, as shown in Figure 4i inset). By assuming $J_{\rm FP}$ is inversely proportional to $\tau_{\rm decay}$, eq 13 can be converted to

$$\ln\left(\frac{1}{\tau_{\text{decay}}}\right) = N\sqrt{E} + O \tag{14}$$

where N and O are constants. Figure 4i shows $\ln(1/\tau_{decay}E)$ versus L_{CH} , and the linear relationship confirms the FP emission model in modeling the detrapping process.

In summary, we present a novel method to construct monolayer WSe₂ sloping-channel FETs with a record high I_{SAT} of 1339 μ A/ μ m and a large I_{ON}/I_{OFF} of 1.4 × 10⁸. The quasiballistic transport in WSe₂ FETs is first demonstrated, exhibiting a high ballistic efficiency of 41%. Furthermore, the sloping-channel device is suitable for building polarizationsensitive photodetector with improved response speed and detectivity. The method is applicable to other 2D semiconductors, thus broadening both experimental and theoretical research fields of 2D optoelectronic devices.

METHODS

Device Fabrication. The Au electrodes were defined by standard electron beam lithography (JEOL 7610 with NPGS), metal evaporation, and lift-off process. Monolayer WSe₂ flake was obtained by mechanical exfoliation from a bulk crystal, and then transferred onto the source and drain electrodes by dry transfer.⁵⁵ Standard ALD (precursor: water as oxidant and trimethylaluminum as Al source; deposition temperature = 100 °C; the growth rate of 1 Å/cycle.) was used to deposit Al₂O₃ thin film.⁵⁶ The Au electrodes were deposited by metal evaporation process under vacuum conditions ($\approx 5 \times 10^{-4}$ Pa).

Material and Device Characterizations. Raman spectra were obtained by using a confocal Raman system (Horiba LabRAM HR). The high-angle annular dark-field STEM images and element mapping analyses were recorded with a Thermo Scientific Themis Z (3.2) microscope equipped with a probe-forming aberration corrector at an operating voltage of 300 kV (Analytical Instrumentation Center of Hunan University). Optoelectronic characterizations of the devices were carried out with the Lake Shore TTPX Probe Station under vacuum condition ($\approx 1.5 \times 10^{-4}$ Pa).

Numerical Simulation. The 2D device simulation in Figure 4h was performed in SILVACO/Atlas to check electrical field (*E*) distribution inside the varied channel lengths of 6, 17, 40, and 2000 nm, with a band gap of 1.43 eV, an affinity of 3.83 eV, and a metal work function of 5.1 eV (referred to Au). At $V_{\rm DS} = 1.0$ V, the local electric field near the source electrode for different $L_{\rm CH}$ is extracted.

ASSOCIATED CONTENT

Supporting Information

The Supporting Information is available free of charge at https://pubs.acs.org/doi/10.1021/acs.nanolett.3c01866.

Characterization and leakage current of Al₂O₃ layer; PL characterization; fabrication process of the planar channel ($L_{CH} = 2 \ \mu m$) WSe₂ FETs; contact resistance calculation by *G*-function method; electrical characterizations of the sloping-channel WSe₂ FETs; the simulation of the sloping-channel WSe₂ FETs; WSe₂ photodetector performance; spatial photocurrent image; optoelectronic characteristics of $L_{CH} = 6$ nm monolayer WSe₂ photodetector; WSe₂ photodetector for optical polarization measurement; plasmon response with different polarization of the device; time-resolved photoresponse of WSe₂ photodetectors (PDF)

AUTHOR INFORMATION

Corresponding Authors

Lei Liao – Key Laboratory for Micro/Nano Optoelectronic Devices of Ministry of Education & Hunan Provincial Key Laboratory of Low-Dimensional Structural Physics and Devices, School of Physics and Electronics and State Key Laboratory for Chemo/Biosensing and Chemometrics, College of Semiconductors (Integrated Circuits), Hunan University, Changsha 410082, China; School of Physics and Electronic Engineering, Harbin Normal University, Harbin 150025, *China;* orcid.org/0000-0003-1325-2410; Email: liaolei@whu.edn.cn

Xuming Zou – Key Laboratory for Micro/Nano Optoelectronic Devices of Ministry of Education & Hunan Provincial Key Laboratory of Low-Dimensional Structural Physics and Devices, School of Physics and Electronics, Hunan University, Changsha 410082, China; Email: zouxuming@ hnu.edu.cn

Authors

Zhengdao Xie – Key Laboratory for Micro/Nano Optoelectronic Devices of Ministry of Education & Hunan Provincial Key Laboratory of Low-Dimensional Structural Physics and Devices, School of Physics and Electronics, Hunan University, Changsha 410082, China

Guoli Li – Key Laboratory for Micro/Nano Optoelectronic Devices of Ministry of Education & Hunan Provincial Key Laboratory of Low-Dimensional Structural Physics and Devices, School of Physics and Electronics, Hunan University, Changsha 410082, China

- Shengxuan Xia Key Laboratory for Micro/Nano Optoelectronic Devices of Ministry of Education & Hunan Provincial Key Laboratory of Low-Dimensional Structural Physics and Devices, School of Physics and Electronics, Hunan University, Changsha 410082, China; orcid.org/0000-0002-3158-6257
- Chang Liu Key Laboratory for Micro/Nano Optoelectronic Devices of Ministry of Education & Hunan Provincial Key Laboratory of Low-Dimensional Structural Physics and Devices, School of Physics and Electronics, Hunan University, Changsha 410082, China

Sen Zhang – Key Laboratory for Micro/Nano Optoelectronic Devices of Ministry of Education & Hunan Provincial Key Laboratory of Low-Dimensional Structural Physics and Devices, School of Physics and Electronics, Hunan University, Changsha 410082, China

- Zhouxiaosong Zeng Key Laboratory for Micro/Nano Optoelectronic Devices of Ministry of Education & Hunan Provincial Key Laboratory of Low-Dimensional Structural Physics and Devices, School of Physics and Electronics, Hunan University, Changsha 410082, China
- Xingqiang Liu Key Laboratory for Micro/Nano Optoelectronic Devices of Ministry of Education & Hunan Provincial Key Laboratory of Low-Dimensional Structural Physics and Devices, School of Physics and Electronics, Hunan University, Changsha 410082, China; Occid.org/0000-0002-3598-8755
- **Denis Flandre** Institute of Information and Communication Technologies, Electronics and Applied Mathematics, UCLouvain, Louvain-la-Neuve B-1348, Belgium
- Zhiyong Fan Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Kowloon, Hong Kong SAR 999077, China; orcid.org/0000-0002-5397-0129

Complete contact information is available at: https://pubs.acs.org/10.1021/acs.nanolett.3c01866

Author Contributions

X.Z. and L.L. conceived the concept and experiments. Z.X., G.L., and X.Z. prepared the manuscript. Z.X., C.L., and S.Z. fabricated and characterized the devices. Z.X., Z.Z., X.L., and Z.F. assisted experiments on device fabrication and measure-

ments. Theoretical calculation was finished by G.L., S.X., and D.F. All authors examined and commented on the manuscript.

Notes

The authors declare no competing financial interest.

ACKNOWLEDGMENTS

This work was supported by the National Key R&D Program of China (No. 2022YFB4400100 and 2018YFA0703700), National Funds of China for Distinguished Young Scientists Grant 61925403, National Funds of China for Outstanding Young Scientists Grant 62122024, the National Natural Science Foundation of China (Grant Nos. 12174094, 51872084, 62274059), the Guangdong Basic and Applied Basic Research Foundation-Regional Joint Fund (2020B1515120040), Shenzhen Science and Technology Research Funding (JCYJ20200109115408041).

REFERENCES

(1) Chhowalla, M.; Jena, D.; Zhang, H. Two-dimensional semiconductors for transistors. *Nat. Rev. Mater.* **2016**, *1*, 16052.

(2) Liu, Y.; Duan, X.; Huang, Y.; Duan, X. Two-dimensional transistors beyond graphene and TMDCs. *Chem. Soc. Rev.* **2018**, 47, 6388–6409.

(3) Li, M.-Y.; Su, S.-K.; Wong, H. S. P.; Li, L.-J. How 2D semiconductors could extend Moore's law. *Nature* 2019, 567, 169–170.

(4) Cao, R.; Zhang, X.; Liu, S.; Lu, J.; Wang, Y.; Jiang, H.; Yang, Y.; Sun, Y.; Wei, W.; Wang, J.; et al. Compact artificial neuron based on anti-ferroelectric transistor. *Nat. Commun.* **2022**, *13*, 7018.

(5) Manzeli, S.; Ovchinnikov, D.; Pasquier, D.; Yazyev, O. V.; Kis, A. 2D transition metal dichalcogenides. *Nat. Rev. Mater.* **2017**, *2*, 17033.

(6) Huyghebaert, C.; Schram, T.; Smets, Q.; Agarwal, T. K.; Verreck, D.; Brems, S.; Phommahaxay, A.; Chiappe, D.; El Kazzi, S.; de la Rosa, C. L.; et al. 2D materials: roadmap to CMOS integration. In *IEEE International Electron Devices Meeting (IEDM)*; IEEE, 2018; pp 512–515.

(7) Poljak, M.; Jovanovic, V.; Grgec, D.; Suligoj, T. Assessment of Electron Mobility in Ultrathin-Body InGaAs-on-Insulator MOSFETs Using Physics-Based Modeling. *IEEE Trans. Electron Devices* **2012**, *59*, 1636–1643.

(8) Radisavljevic, B.; Radenovic, A.; Brivio, J.; Giacometti, V.; Kis, A. Single-layer MoS₂ transistors. *Nat. Nanotechnol.* **2011**, *6*, 147–150.

(9) Kappera, R.; Voiry, D.; Yalcin, S. E.; Branch, B.; Gupta, G.; Mohite, A. D.; Chhowalla, M. Phase-engineered low-resistance contacts for ultrathin MoS_2 transistors. *Nat. Mater.* **2014**, *13*, 1128–1134.

(10) Li, W.; Zhou, J.; Cai, S.; Yu, Z.; Zhang, J.; Fang, N.; Li, T.; Wu, Y.; Chen, T.; Xie, X.; Ma, H.; Yan, K.; Dai, N.; Wu, X.; Zhao, H.; Wang, Z.; He, D.; Pan, L.; Shi, Y.; Wang, P.; Chen, W.; Nagashio, K.; Duan, X.; Wang, X. Uniform and ultrathin high-κ gate dielectrics for two-dimensional electronic devices. *Nat. Electron.* **2019**, *2*, 563–571.

(11) Huang, J.-K.; Pu, J.; Hsu, C.-L.; Chiu, M.-H.; Juang, Z.-Y.; Chang, Y.-H.; Chang, W.-H.; Iwasa, Y.; Takenobu, T.; Li, L.-J. Large-Area Synthesis of Highly Crystalline WSe₂ Mono layers and Device Applications. ACS Nano **2014**, *8*, 923–930.

(12) Cheng, Q.; Pang, J.; Sun, D.; Wang, J.; Zhang, S.; Liu, F.; Chen, Y.; Yang, R.; Liang, N.; Lu, X.; Ji, Y.; Wang, J.; Zhang, C.; Sang, Y.; Liu, H.; Zhou, W. WSe₂ 2D p-type semiconductor-based electronic devices for information technology: Design, preparation, and applications. *Infomat* **2020**, *2*, 656–697.

(13) Eftekhari, A. Tungsten dichalcogenides (WS₂, WSe₂, and WTe₂): materials chemistry and applications. *J. Mater. Chem. A* **2017**, *5*, 18299–18325.

(14) Li, J.; Yang, X.; Liu, Y.; Huang, B.; Wu, R.; Zhang, Z.; Zhao, B.; Ma, H.; Dang, W.; Wei, Z.; Wang, K.; Lin, Z.; Yan, X.; Sun, M.; Li, B.; Pan, X.; Luo, J.; Zhang, G.; Liu, Y.; Huang, Y.; Duan, X.; Duan, X. General synthesis of two-dimensional van der Waals heterostructure arrays. *Nature* **2020**, *579*, 368–374.

(15) He, K.; Kumar, N.; Zhao, L.; Wang, Z.; Mak, K. F.; Zhao, H.; Shan, J. Tightly bound excitons in monolayer WSe₂. *Phys. Rev. Lett.* **2014**, *113*, 026803.

(16) Zhou, C.; Zhang, S.; Lv, Z.; Ma, Z.; Yu, C.; Feng, Z.; Chan, M. Self-driven WSe₂ photodetectors enabled with asymmetrical van der Waals contact interfaces. *npj 2D Mater. Appl.* **2020**, *4*, 46.

(17) Xu, K.; Chen, D.; Yang, F.; Wang, Z.; Yin, L.; Wang, F.; Cheng, R.; Liu, K.; Xiong, J.; Liu, Q.; He, J. Sub-10 nm Nanopattern Architecture for 2D Material Field-Effect Transistors. *Nano Lett.* **2017**, *17*, 1065–1070.

(18) Xie, L.; Liao, M.; Wang, S.; Yu, H.; Du, L.; Tang, J.; Zhao, J.; Zhang, J.; Chen, P.; Lu, X.; Wang, G.; Xie, G.; Yang, R.; Shi, D.; Zhang, G. Graphene-Contacted Ultrashort Channel Monolayer MoS₂ Transistors. *Adv. Mater.* **2017**, *29*, 1702522.

(19) Wu, F.; Tian, H.; Shen, Y.; Hou, Z.; Ren, J.; Gou, G.; Sun, Y.; Yang, Y.; Ren, T. L. Vertical MoS_2 transistors with sub-1-nm gate lengths. *Nature* **2022**, 603, 259–264.

(20) Desai, S. B.; Madhvapathy, S. R.; Sachid, A. B.; Llinas, J. P.; Wang, Q.; Ahn, G. H.; Pitner, G.; Kim, M. J.; Bokor, J.; Hu, C.; Wong, H. S. P.; Javey, A. MoS_2 transistors with 1-nanometer gate lengths. *Science* **2016**, 354, 99–102.

(21) Quhe, R.; Li, Q.; Zhang, Q.; Wang, Y.; Zhang, H.; Li, J.; Zhang, X.; Chen, D.; Liu, K.; Ye, Y.; Dai, L.; Pan, F.; Lei, M.; Lu, J. Simulations of Quantum Transport in Sub-5-nm Monolayer Phosphorene Transistors. *Physical Review Applied* **2018**, *10*, 024022.

(22) Hu, X.; Qu, H.; Xu, L.; Liu, W.; Guo, T.; Cai, B.; Yu, X.; Zhu, J.; Zhang, S. DFT coupled with NEGF study of the electronic properties and ballistic transport performances of 2D SbSiTe₃. *Nanoscale* **2020**, *12*, 9958–9963.

(23) Liu, Y.; Guo, J.; Zhu, E.; Liao, L.; Lee, S. J.; Ding, M.; Shakir, I.; Gambin, V.; Huang, Y.; Duan, X. Approaching the Schottky-Mott limit in van der Waals metal-semiconductor junctions. *Nature* **2018**, 557, 696–700.

(24) Liu, L.; Kong, L.; Li, Q.; He, C.; Ren, L.; Tao, Q.; Yang, X.; Lin, J.; Zhao, B.; Li, Z.; Chen, Y.; Li, W.; Song, W.; Lu, Z.; Li, G.; Li, S.; Duan, X.; Pan, A.; Liao, L.; Liu, Y. Transferred van der Waals metal electrodes for sub-1-nm MoS₂ vertical transistors. *Nat. Electron.* **2021**, *4*, 342–347.

(25) Zhao, W.; Ghorannevis, Z.; Amara, K. K.; Pang, J. R.; Toh, M.; Zhang, X.; Kloc, C.; Tan, P. H.; Eda, G. Lattice dynamics in monoand few-layer sheets of WS₂ and WSe₂. *Nanoscale* **2013**, *5*, 9677–9683.

(26) del Corro, E.; Terrones, H.; Elias, A.; Fantini, C.; Feng, S.; Nguyen, M. A.; Mallouk, T. E.; Terrones, M.; Pimenta, M. A. Excited Excitonic States in 1L, 2L, 3L, and Bulk WSe₂ Observed by Resonant Raman Spectroscopy. *ACS Nano* **2014**, *8*, 9629–9635.

(27) Kufer, D.; Konstantatos, G. Highly Sensitive, Encapsulated MoS₂ Photodetector with Gate Controllable Gain and Speed. *Nano Lett.* **2015**, *15*, 7307–7313.

(28) Cho, H.; Pujar, P.; Cho, Y. I.; Hong, S.; Kim, S. Ultrathin Al-Assisted Al2O3 Passivation Layer for High-Stability Tungsten Diselenide Transistors and Their Ambipolar Inverter. *Adv. Electron. Mater.* **2022**, *8*, 2270017.

(29) Li, G.; Fan, Z.; Andre, N.; Xu, Y.; Xia, Y.; Iniguez, B.; Liao, L.; Flandre, D. Non-Linear Output-Conductance Function for Robust Analysis of Two-Dimensional Transistors. *IEEE Electron Device Lett.* **2021**, *42*, 94–97.

(30) Radisavljevic, B.; Kis, A. Mobility engineering and a metalinsulator transition in monolayer MoS₂. *Nat. Mater.* **2013**, *12*, 815– 820.

(31) The International Technology Roadmap for Semiconductors 2.0 (ITRS 2015). https://www.itrs2.net/itrs-reports.html (accessed on 2022-06-30).

(32) Liu, Y.; Duan, X.; Shin, H. J.; Park, S.; Huang, Y.; Duan, X. Promises and prospects of two-dimensional transistors. *Nature* 2021, *591*, 43–53.

(33) Wu, R.; Tao, Q.; Li, J.; Li, W.; Chen, Y.; Lu, Z.; Shu, Z.; Zhao, B.; Ma, H.; Zhang, Z.; Yang, X.; Li, B.; Duan, H.; Liao, L.; Liu, Y.; Duan, X.; Duan, X. Bilayer tungsten diselenide transistors with onstate currents exceeding 1.5 milliamperes per micrometre. *Nat. Electron.* **2022**, *5*, 497–504.

(34) Shen, P. C.; Su, C.; Lin, Y.; Chou, A. S.; Cheng, C. C.; Park, J. H.; Chiu, M. H.; Lu, A. Y.; Tang, H. L.; Tavakoli, M. M.; Pitner, G.; Ji, X.; Cai, Z.; Mao, N.; Wang, J.; Tung, V.; Li, J.; Bokor, J.; Zettl, A.; Wu, C. I.; Palacios, T.; Li, L. J.; Kong, J. Ultralow contact resistance between semimetal and monolayer semiconductors. *Nature* **2021**, *593*, 211–217.

(35) Liu, Y.; Guo, J.; Wu, Y.; Zhu, E.; Weiss, N. O.; He, Q.; Wu, H.; Cheng, H.-C.; Xu, Y.; Shakir, I.; Huang, Y.; Duan, X. Pushing the Performance Limit of Sub-100 nm Molybdenum Disulfide Transistors. *Nano Lett.* **2016**, *16*, 6337–6342.

(36) Yang, L.; Lee, R. T. P.; Rao, S. S. P.; Tsai, W.; Ye, P. D. 10 nm Nominal Channel Length MoS_2 FETs with EOT 2.5 nm and 0.52 mA/ μ m Drain Current. In 2015 73rd Annual Device Research Conference (DRC) 2015, 237–238.

(37) Li, K.-S.; Wu, B.-W.; Li, L.-J.; Li, M.-Y.; Cheng, C.-C. K.; Hsu, C.-L.; Lin, C.-H.; Chen, Y.-J.; Chen, C.-C.; Wu, C.-T.; et al. MOS₂ U-shape MOSFET with 10 nm Channel Length and Poly-Si Source/ Drain Serving as Seed for Full Wafer CVD MOS₂ Availability. In 36th IEEE Symposium on VLSI Technology Digest of Technical Papers; IEEE, 2016; pp 1–2.

(38) Pang, C.-S.; Wu, P.; Appenzeller, J.; Chen, Z. WS₂-FET with $I_{\rm DS}$ > 600 μ A/ μ m at VDS = 1 V and SS < 70mV/dec at LG = 40 nm. In *IEEE International Electron Devices Meeting (IEDM)*; IEEE, 2020; pp 43–46

(39) Wang, X.; Shi, X.; Gu, C.; Guo, Q.; Liu, H.; Li, X.; Wu, Y. High-performance n-type transistors based on CVD-grown large-domain trilayer WSe₂. *Apl Mater.* **2021**, *9*, 071109.

(40) Rakheja, S.; Lundstrom, M.; Antoniadis, D. A physics-based compact model for FETs from diffusive to ballistic carrier transport regimes. In *IEEE International Electron Devices Meeting (IEDM)*; IEEE, 2014; pp 844–847.

(41) English, C.; Smithe, K.; Xu, R.; Pop, E. Approaching Ballistic Transport in Monolayer MoS₂ Transistors with Self-Aligned 10 nm Top Gates. In *IEEE International Electron Devices Meeting (IEDM)*; IEEE, 2016; pp 131–134.

(42) Jin, Z.; Li, X.; Mullen, J. T.; Kim, K. W. Intrinsic transport properties of electrons and holes in monolayer transition-metal dichalcogenides. *Phys. Rev. B* **2014**, *90*, 045422.

(43) Assaderaghi, F.; Sinitsky, D.; Bokor, J.; Ko, P.; Gaw, H.; Hu, C. High-Field Transport of Inversion-Layer Electrons and Holes Including Velocity Overshoot. *IEEE Trans. Electron Devices* **1997**, *44*, 664–671.

(44) Caughey, D.; Thomas, R. Carrier mobilities in silicon empirically related to doping and field. *Proc. IEEE* **1967**, *55*, 2192–2193.

(45) Fang, H.; Hu, W. Photogating in Low Dimensional Photodetectors. *Adv. Sci.* 2017, *4*, 1700323.

(46) Koppens, F. H. L.; Mueller, T.; Avouris, P.; Ferrari, A. C.; Vitiello, M. S.; Polini, M. Photodetectors based on graphene, other two-dimensional materials and hybrid systems. *Nat. Nanotechnol.* **2014**, *9*, 780–793.

(47) Zhou, C.; Raju, S.; Li, B.; Chan, M.; Chai, Y.; Yang, C. Y. Self-Driven Metal-Semiconductor-Metal WSe₂ Photodetector with Asymmetric Contact Geometries. *Adv. Funct. Mater.* **2018**, *28*, 1802954.

(48) Wang, T.; Andrews, K.; Bowman, A.; Hong, T.; Koehler, M.; Yan, J.; Mandrus, D.; Zhou, Z.; Xu, Y. Q. High-Performance WSe₂ Phototransistors with 2D/2D Ohmic Contacts. *Nano Lett.* **2018**, *18*, 2766–2771.

(49) Tang, Y.; Wang, Z.; Wang, P.; Wu, F.; Wang, Y.; Chen, Y.; Wang, H.; Peng, M.; Shan, C.; Zhu, Z.; Qin, S.; Hu, W. WSe₂ Photovoltaic Device Based on Intramolecular p-n Junction. *Small* **2019**, *15*, 1805545.

(50) Mitta, S. B.; Ali, F.; Yang, Z.; Moon, I.; Ahmed, F.; Yoo, T. J.; Lee, B. H.; Yoo, W. J. Gate-Modulated Ultrasensitive Visible and Near-Infrared Photodetection of Oxygen Plasma-Treated WSe₂ Lateral pn-Homojunctions. ACS Appl. Mater. Interfaces **2020**, 12, 23261–23271.

(51) Long, M.; Wang, P.; Fang, H.; Hu, W. Progress, Challenges, and Opportunities for 2D Material Based Photodetectors. *Adv. Funct. Mater.* **2019**, *29*, 1803807.

(52) Zou, X.; Li, Y.; Tang, G.; You, P.; Yan, F. Schottky Barrier-Controlled Black Phosphorus/Perovskite Phototransistors with Ultrahigh Sensitivity and Fast Response. *Small* **2019**, *15*, 1901004.

(53) Zhang, W.; Huang, J. K.; Chen, C. H.; Chang, Y. H.; Cheng, Y. J.; Li, L. J. High-gain phototransistors based on a CVD MoS₂ monolayer. *Adv. Mater.* **2013**, *25*, 3456–3461.

(54) Zheng, Z.; Zhang, T.; Yao, J.; Zhang, Y.; Xu, J.; Yang, G. Flexible, transparent and ultra-broadband photodetector based on large-area WSe₂ film for wearable devices. *Nanotechnol.* **2016**, *27*, 225501.

(55) Wang, J.; Guo, X.; Yu, Z.; Ma, Z.; Liu, Y.; Chan, M.; Zhu, Y.; Wang, X.; Chai, Y.Steep Slope p-type 2D WSe₂ Field-Effect Transistors with Van Der Waals Contact and Negative Capacitance. In *IEEE International Electron Devices Meeting (IEDM)*; IEEE, 2018; pp 520–523.

(56) Zou, X.; Wang, J.; Chiu, C. H.; Wu, Y.; Xiao, X.; Jiang, C.; Wu, W. W.; Mai, L.; Chen, T.; Li, J.; Ho, C.; Liao, L. Interface engineering for high-performance top-gated MoS₂ field-effect transistors. *Adv. Mater.* **2014**, *26*, 6255–6261.